"Design of Efficient Router with Low Power and Low Latency for Network on Chip"
published by Circuits and Systems, Vol.7 No.4, 2016
has been cited by the following article(s):
Performance Analysis of Clustering-Based Topology Generation and disable nodes for NoC
A genetic algorithm approach for global routing of VLSI circuits