"A Static Phase Offset Reduction Technique for Multiplying Delay-Locked Loop"
published by Circuits and Systems, Vol.6 No.1, 2015
has been cited by the following article(s):
A reduced reference spur multiplying delay‐locked loop
International Journal of Circuit Theory and Applications
Reduction of Power Supply Induced Jitter with Applications to DDR Controllers