The precise frequency estimation of one or more sinusoids contaminated with noise appears in many practical applications such as communications, instrumentation, radar and audio. During the past few years a lot of efforts have been exerted to solve the problem and quite a number of frequency estimation algorithms have been published  . Most of them are based on the Discrete Fourier Transform (DFT) or the Fast Fourier Transform (FFT). One key parameter of these algorithms is the amount of time needed to collect data which is usually limited by the pulse width of the signal in the commonly used pulse signal systems such as the pulse radar because it decides the calculation precision of the FFT. Some computationally simple algorithms are proposed to refine the frequency estimation based on DFT samples without the need for increasing the data collecting time    .
However, the performance evaluation of the frequency estimators is another issue. Eric Jacobsen jointly simulated Quinn’s first  and second  estimators, Macleod’s estimator , and the estimator proposed by himself  using Matlab code , which revealed their theoretical performance difference. But none of the application and development platform for frequency estimation system is found.
In this paper, we apply the frequency estimation algorithms mentioned in     to a specific frequency estimation system and build up the relevant Matlab/Simulink development and verification platform in order to evaluate the performances of these algorithms. Matlab and Simulink are commonly used in many fields. Compared with Matlab, Simulink’s friendly graphic interface provides higher system modeling and simulation efficiency. Moreover, some extra functions provided by Matlab and Simulink, such as the automatic code generation and the joint debugging with the hardware, significantly enhance the system implementation efficiency.
This platform in this paper consists of three parts: the signal generator, the analog to digital convertor (ADC) and the digital signal processing unit. We found that the frequency estimation accuracies of all the algorithms adopted in this paper can reach 5Hz even through the pulse width is too short to satisfy the requirement of the traditional FFT method. This platform is essential for the algorithm analysis, the digital circuit design and the system implementation.
2. The System Model
2.1. System Specification
The typical pulse modulation signal applied in the frequency estimation systems in this paper is illustrated in Figure 1. We focus on the intermediate frequency (IF) signal processing of this frequency estimation system, which means the radio frequency (RF) signal received by the antenna has been down converted to an IF signal.
Figure 1. The signal structure.
The IF signal processing system is composed of the ADC and the digital signal processing circuit including the mixing circuit, the down sampling circuit, the Fast Fourier Transform (FFT) circuit and the digital frequency estimation circuit. The signal processing flow is illustrated in Figure 2. A direct digital synthesizer (DDS) is adopted to generate the local cosine and sine wave for mixing the IF signal to a baseband signal. The down sampling circuits reduce the data rate and the subsequent computation complexity. The FFT circuit and the digital frequency estimation circuit are two core modules of the system and all the frequency estimation algorithms in     are evaluated in this paper.
The top view of the development and verification platform for the frequency estimation system specified above is illustrated in Figure 3. Corresponding to Figure 2, it is mainly composed of three parts: the signal generator, the AD convertor and the digital signal processing block. The signal generator is the simulation stimulator of the whole system and generates the input IF signal. The ADC converters the analog IF signal to the digital signal. The digital signal processing block executes the signal preprocessing and the frequency estimation algorithms and finally achieves the signal frequency.
The signal generator is illustrated in Figure 4. The sine wave block are used to generate the under estimated signal shown in Figure 1. The random number block is used to generate the noise. In order to evaluate the performance of the
Figure 2. The signal processing flow.
Figure 3. The top view of the Simulink model.
system, the frequency estimation under different SNR should be observed so that the signal builder block is adopted to control the noise power resulting in the control of SNR.
The analog to digital converter is illustrated in Figure 5. It is composed of a zero order hold block and a quantizer block. The zero order hold block is used to transform the analog signal to the discrete signal and the quantizer complete the transformation from the discrete signal to the digital signal. Even through this model just presents the ideal conversion process but not consider the non-ideal factor of an actual ADC, the effect of the quantized bit number can be investigated. However, in order to investigate the non-ideal effect of an actual ADC, a more detailed model of ADC is needed to replace this model.
The digital signal processing (DSP) block is illustrated in Figure 6. Mainly it is composed of the digital frequency estimation system and the SNR calculation system.
In the digital frequency estimation system, firstly, we use a NCO block to mix the IF signal down to the baseband. Then a cascaded integrated comb (CIC) decimator is used to down sample the baseband signal to reduce the succedent computational complexity. A buffer block and a Fast Fourier Transform (FFT) calculation block are used to calculate the frequency spectrum of a certain data set during the Ton in Figure 1. The frequency estimation algorithms are implemented in the embedded matlab function block. Because of the conflict between the calculation resolution and the limited time (limited by the pulse width) used to collect the data, the FFT results are not precise enough for the system in this
Figure 4. The signal generator architecture.
Figure 5. The ADC model.
Figure 6. The DSP block.
paper. Quinn’s first and second estimators, Macleod's estimator and Jacobsen’s estimator are adopted to refine the frequency estimation of tones based on the FFT samples. All of them provide a fractional correction term to be added to the integer peak index from FFT to determine a fine estimate of the spectral peak location located at the cyclic frequency .
The SNR calculation part is independent of the digital frequency estimation system and calculates the SNR from the simulated signal and noise. The SNR has important reference to the performance evaluation of different frequency estimation algorithms. The SNR is calculated out from the following formulas:
where is the signal data sequence and is the noise data sequence. N is the FFT length and it is decided by the depth of the buffer block.
3. Simulation Results
In this paper, in the signal builder block the noise power is controlled by a time dependent variable whose time history plot is illustrated in Figure 7. Before 0.005 seconds, it slowly changes from 0.001 to 0.003 resulting nearly no noise so that the ideal performance of the frequency estimators can be observed. Then it increases with time to evaluate their performances under different SNRs. Apparently, its flexible configurability enables the modeling of other noise power curves.
The simulated IF signal and the corresponding SNR calculated are illustrated in Figure 8. Obviously, as the noise power increases with time the SNR decreases.
In this paper, the frequency estimation error is adopted to represent the performance of the estimators in    . As mentioned above, the frequency of the input signal can be configured arbitrarily in the signal generator
Figure 7. The time history plot of the signal builder.
Figure 8. The generated signal and SNR.
illustrated in Figure 4. The frequency estimation error of a certain estimator is obtained from the difference between the frequency estimated by that estimator and the configured frequency of the input signal.
The frequency errors obtained from the estimators in     under different SNR are illustrated in Figure 9. Obviously, the frequency estimation accuracies of all the four estimators are better than 5 Hz smoothly when the SNR is above 5 dB. But as the SNR decreases, the estimation accuracies deteriorate and become worse than 20 Hz.
Remarkably, the results shown in Figure 9 are just from one simulation. More simulation times are needed to observe the variation tendency on account of the randomness of the noise. The results of 7 times simulation of the estimator in  are illustrated in Figure 10. Obviously, they show the same trend with Figure 9.
Figure 9. The frequency error obtained under different SNR.
Figure 10. The frequency estimation results of 7 times.
In this paper, a Matlab/Simulink development and verification platform for the frequency estimation system is proposed. The performance of several frequency estimation algorithms based on short data is investigated and the simulation results support their effectiveness. The flexible configuration and open extensibility promote the system analysis efficiency significantly.
 Jacobsen, E. On Local Interpolation of DFT Out-Puts. http://www.ericjacobsen.org/FTinterp.pdf