Digital Phase Locked Loop (PLL) has been widely used and for many years in wireless and wired communications subsystems. It is an essential component in clock and carrier recovery, and frequency synthesizer. Digital Phase locked Loops (DPLLs) have better reliability and higher stability compared to analogue counterpart at lower cost and can easily be part of a digital processing equipment  . The researchers show strong interest in the design of digital PLLs (DPLLs) to solve problems associated with analog DPLLS, such as, sensitivity to DC drift and component inaccuracies and saturation, and their need for initial calibration   . The sampler type classifies DPLL into two major categories: uniform sampling DPLLs (US-DPLLs) and non-uniform sampling DPLLs (NUS-DPLLs). Different types of NUS-DPLLs have been introduced according to the way to detect the phase difference between locally generated carrier and the input signal to the loop from the sampled signal such as zero crossing DPLL (ZCDPLL)   and digital tan-lock loop (DTLL)    . ZCDPLL is a closed loop system used to follow the zero crossing of the input carrier signal. It consists of a sampler (acting as a phase detector), a digital loop filter and a digital controlled oscillator     . The most commonly used DPLL is the Zero Crossing Digital Phase Locked Loop (ZCDPLL). The operation is based on tracking the signal input phase by using non uniform sampling techniques. The sample value is a function of the signal input phase. These values are filtered before they are used back to control the next sampling time by the help of Digital Controlled Oscillator (DCO). The non-linear behaviour of ZCDPLL leads bifurcation instabilities to its path to chaos  .
A number of methods were proposed for chaos control  such as using Pyragas method to broaden the tracking range by extending the stable operation behaviour of ZCDPLL to a larger digital filter gain, which leads to larger input frequency  . Fixed Point Iteration (FPI) with relaxation will be presented to extend the stable operation range of both first and second order ZCDPLL. The stabilized loops are analyzed and the results are verified using bifurcation theory and a numerical simulation. It is the first time that FPI used to stabilize the chaotic operation of the DPLL.
In Section 2, the conventional first order ZCDPLL operation is described. Section 3 discusses the Fixed Point stabilization algorithm, and in section 4 the second order ZCDPLL is presented, while Section 5 details the operation of the second order ZCDPLL when FPI chaos control is included in the loop. Simulation results are presented in Section 6 and finally conclusions are given in Section 7.
2. First Order ZCDPLL
Conventional first order ZCDPLL is shown in Figure 1. Let us assume that the input signal is defined as
where is Additive White Gaussian Noise (AWGN), is initial phase (can be assume zero without loosing generality), is the input signal frequency, and is the nominal frequency or DCO free running frequency when no input signal is applied. The input signal is assumed to be noise free . This input signal is sampled at instants determined by DCO.
the sampling instants can be represented by
Figure 1. Block diagram of conventional first ZCDPLL.
is the Digital Controlled Oscillator (DCO) period, which is given by  :
where is the nominal period, is the output of digital filter. The input signal phase can be represented as. The sampled signal input will be
The phase error is determined by:
The sampled values is passed through a digital filter D(z) to produce the output. The digital loop filter can be of zero order (just gain block) or first order (gain and summation blocks). The loop filter output can be written as:
where K is the zero order filter gain (First Order ZCDPLL), while for first order filter or second order ZCDPLL, the outputs will be:
where and are the loop filter gains. If a frequency step of a value is applied to the ZCDPLL (), then the signal input phase can be expressed as:
where is normalized frequency step size. Consequently the phase error can be written as
Therefore first order ZCDPLL phase error operation function will be:
The phase error mapping function () will be:
3. Extending the Stable Operation of First Order ZCDPLL
Various methods and techniques were used to control the instability of chaotic operation of control loop such as Ott-Grebogi-Yorke (OGY) or Pyragas  . In this paper the Fixed Point Iteration (FPI) with relaxation is used to extend the stable operation of the ZCDPLL. FPI was used the first time by Babylonian (2000 B.C) to estimate the square root. The original version was used for finding as:
Then Hillam  proposed FPI with relaxation for fixed point stability as follow:
p is fractional constant which control the amount of feedback. This algorithm can’t be used when (non-hyperbolic fixed points (8, 9). Let us apply the above FPI with relaxation to stabilize ZCDPLL operation. Then the operation Equation (12) should become as:
The system will be stable when. This condition of the derivative of Equation (15) will be:
where. The stable operation phase error () was found to be at  . The values of the constant (p) which can stabilize ZCDPLL operation is determined from Equation (16). The values are
The stabilized first order ZCDPLL using FPI with relaxation is shown in Figure 2.
4. Second Order ZCDPLL Operation
The first order filter transfer function of the second order ZCDPLL can be written as:
Figure 2. FPI chaos controlled first order ZCDPLL.
Then is expressed as
To express Equation (16) in time domain:
Then the operation Equations (10) is given by 
If we assume, , then the second order ZCDPLL operation equation can be written as
To guarantee the stable operation of the loop, then inequality should be satisfied 
5. Extending the Stable Operation of Second Order ZCDPLL
The proposed FPI with relaxation for fixed point stability is applied for second order as well and the new operation equation can be written as:
The system state vector is defined as, ,. Then
around the stable operating point,. The Jacobian is given by
In order to have eigen values of less than 1, or, where satisfies the characteristic equation in 
Using Jury stability test  , the roots of the polynomial defined in (25) are within a unit circle, or the eigen values are less than 1, if greater than 0. Then p should satisfies the following:
Since or this leads that. Jury stability test ap-
plied on the absolute value of the constant term of the equation should be less than 1. This leads to
6. System Performance
The first and second order conventional and FPI chaos controlled ZCDPLL is simulated by using MATLAB. The input signal is assumed to be with peak amplitude of 1 volt and angular frequency of. The free running fre-
quency of DCO is or. During simulation, the first 100 samples of the DCO period () values are discarded to allow the loop to stabilize. The next 100,000 samples are collected and recorded to generate bifurcation plot. The bifurcation plot maps the values versus the filter gain(s). It will be used to compare the operation ranges of the conventional and FPI chaos controlled ZCDPLL.
First order ZCDPLL is subjected to a frequency step of 1.3 Hz. Then values are recorded for three cases. The first case shown in Figure 3(a) is for conventional ZCDPLL. The conventional loop bifurcates at. DCO period jitter is used to show the amount of deviation of the period compared to the input signal period (jitter
=, where T is input signal period). Figure 3(b) shows that FPI chaos
controlled first order ZCDPLL bifurcates, which is higher than for conventional loop (Chaos control constant was used in this test). This agrees with the theoretical analysis presented earlier. Figure 3(c) shows how adaptive values of the constant (p) (Equation (16)) can be used to continuously stabilize the loop by changing its values according to filter gain ().
There are two filter parameters in the second order loop (). In these simulations we fixed the gains ratio () and vary value. Figure 4 shows clearly
that the FPI chaos controlled loop has extended stable operation when the filter parameter () varied. Gains ratio used here is, and the chaos control constant is set to be (). The conventional ZCDPLL bifurcates at while the FPI chaos controlled loop bifurcate after. Figure 5 shows that even the filter gains ration (r) is increased to 1.6, that the loop still has extended operation range as well. The conventional loop bifurcates at, while the FPI chaos controlled loop starts to bifurcate at. If the filter gains ratio r is further increased as shown in Figure 6, the FPI chaos controlled will be unstable. This means that the chaos control constant (p) should be carefully chosen according to the inequality that is derived in this paper.
Figure 3. First order FPI-ZCDPLL performance for different values of p.
Figure 4. Second order FPI-ZCDPLL performance for different values of p and.
Figure 5. Second order FPI-ZCDPLL performance for different values of p and.
Figure 6. Second order FPI-ZCDPLL performance for different values of p and.
This paper proposes a Fixed Point Iteration (FPI) with relaxation to control the chaotic operation of the ZCDPLL. The analytic expressions for the stable operation for both conventional and FPI chaos control first and second order ZCPLL are found and confirmed by simulation. It is found that the lock range of the FPI chaos controlled loop is larger than that of the conventional loop for both orders. The validity of the results is conformed through numerical simulations. It is also found that careful selection of chaos control parameters is needed to ensure that the loop is still working in stable operation. This extended operation of the ZCDPLL leads to larger lock range. The larger values of filter gains of FPI chaos controlled will automatically decrease the input signal acquisition time.
 Al-Araji, S.R., Hussain, Z.M. and Al-Qutayri, M.A. (2006) Digital Phase Lock Loops: Architectures and Applications. Kluwer Academic Publishers (Springer), Netherlands.
 Nasir, Q. and Al-Araji, S. (2011) Linearized Phase Detector Zero Crossing DPLL Performance Evaluation in Faded Mobile Channels. Circuits and Systems, 2, 139-144.
 Hussain, Z.M. and Boashash, B. (2002) The Time-Delay Digital Tanlock Loop: Performance Analysis in Additive Gaussian Noise. Journal of the Franklin Institute, 339, 4360.
 Sarkar, B.C., De Sarkar, S.S. and Banerjee, T. (2014) Nonlinear Dynamics of a Class of Digital Tan-Lock Loops with Non-Ideal Phase Detector. Signal Processing, 104, 311-318.
 Al-Araji, S., Mezher, K. and Nasir, Q. (2013) First-Order Digital Phase Lock Loop with Continuous Locking. 5th International Conference on Computational Intelligence, Communication Systems and Networks, Madrid, 5-7 June 2013, 414-417.
 Nasir, Q. (2005) Extended Lock Range Zero-Crossing Digital Phase-Locked Loop with Time Delay. EURASIP Journal on Wireless Communications and Networking EURASIP JWCN, 3, 413-418.
 Nasir, Q. (2004) Chaotic Behaviour of First Order Zero Crossing Digital Phase Locked Loop. IEEE Asia-Pacific Conference on Circuits and Systems, 977-980.
 Osborne, H.C. (1980) Stability Analysis of an Nth Power Phase-Locked Loop-Part I: First Order DPLL. IEEE Transactions on Communications, 28, 1343-1354.
 Osborne, H.C. (1980) Stability Analysis of an Nth Power Phase-Locked Loop-Part II: Second- and Third-Order DPLLs. IEEE Transactions on Communications, 28, 1355-1364.