vity in NIR detectors [15] . In designing photodetectors, and in particular uncooled detectors, it is crucial to ensure that the dark current remains at an acceptable level generally considered to be 1 µA or less [16] . Measures to potentially limit dark/leakage current include enhancing device surface and/or sidewall passivation, improving crystalline quality of material layers and adjusting the doping levels, and using optimized growth methods. It is notable that lowering band gap in Ge by incorporating tensile strain reduces the density of states for holes, leading to decreased intrinsic carrier density that can also contribute to lower reverse dark current in detector devices.

3. Device Fabrication Process

3.1. Growth/Fabrication Process Overview

We have fabricated Ge based PIN photodetector devices on 300 mm (12 inch) diameter Si wafers at the Colleges of Nanoscale Science and Engineering (CNSE), State University of New York Polytechnic Institute (SUNY Poly), located in Albany, NY. This facility offers industry-leading wafer processing technologies and high-end CMOS fabrication capabilities in fully equipped 300 mm cleanrooms with large-area Si/Ge tools, enabling epitaxial growth of Ge for the development of room temperature operation photodetectors that can be heterogeneously integrated with CMOS circuitry for significant cost reduction.

The deposition of Ge in the development of the normal-incidence PIN Ge photodetectors is accomplished through a two-step growth process intended to reduce threading dislocations arising primarily from lattice mismatch between the Si and Ge to enable higher quality Ge films with consequently lower dark current [17] . This growth technique involves initial low temperature deposition of Ge to form a thin strain-relaxed seed layer, and successive high temperature growth to form a thicker absorbing film. All Ge depositions were performed using a 300 mm reduced-pressure chemical vapor deposition (RPCVD) system utilizing germane as the precursor and hydrogen as the carrier gas with typical reactor pressures in the range of 5 - 100 Torr. The RPCVD method provides high control of layer and multi-layer thicknesses, making it well suited for large-scale wafer fabrication.

3.2. Two-Step Growth Process

The first low temperature growth step involves fully planar homoepitaxial deposition of a relatively thin Ge p+ (boron) doped seed/buffer layer on a 300 mm Si wafer substrate at temperatures of 350˚C - 400˚C. At this relatively low growth temperature range intended to promote planar growth, the low surface diffusivity of Ge kinetically suppresses undesired three-dimensional Stranski-Krastanov islanding that can otherwise result from strain release [18] . By contrast, seed layer deposition at temperatures below 320˚C commonly leads to crystallographic defect formation, while that at temperatures above 400˚C can produce surface roughening due to the increased surface mobility of Ge [19] .

In the subsequent high temperature step of the growth process, a layer of intrinsic Ge serving as the absorption region is grown at 550˚C - 600˚C. This temperature range was chosen to ensure satisfactory deposition rates for smooth high crystal quality Ge films with sufficient tensile strain [18] . Due to the difference in thermal expansion coefficients between the Ge and underlying Si substrate as discussed previously, compressive stain is effected in this intrinsic layer upon cooling following the high temperature growth. The wafer was later annealed at 600˚C for 30 s. A flowchart illustrating the sequential device fabrication process steps is given in Figure 1.

Figure 1. Flowchart illustrating device fabrication process including two-step growth.

3.3. Final Device Fabrication Steps

Following the two-step growth of the Ge seed and intrinsic layers, upper n+ regions were formed through ion implantation of phosphorus (P) into the underlying intrinsic layer. The basic steps comprising this process are described as follows: A layer of SiO2 was deposited above the i-Ge layer, intended to isolate states at the interface between it and the signal carrying layers as well as reduce traps that could contribute to leakage current [20] . Circular windows were then opened in this oxide to the underlying i-Ge using reactive-ion etching (RIE), in which a thin 20 nm layer of screen oxide was deposited. Next, P was ion-implanted at 60 keV through the screen oxide layer in the portions exposed by the windows, forming n+ regions under these openings. (The processed 300 mm wafer was subjected to various degrees of P ion implantation, producing four different n+ region doping levels in its quadrants ranging from 5 × 1018 cm−3 to 1 × 1020 cm−3.) The screen oxide was then etched away.

After formation of the n+ regions, diffusion barrier layers composed of tantalum nitride (TaN), which is thermodynamically stable with respect to copper (Cu) and has low electrical resistance, were implemented in these openings above the n+ regions. Finally, low resistance Cu contacts were deposited in the windows above the TaN, and chemical-mechanical polishing (CMP) was applied to the surface of the wafer/devices.

4. Device Characterization

4.1. Structural Characteristics of Devices

Various methods were utilized to characterize the material and structural properties first of the epitaxial growth and then of the fabricated detector devices. High-resolution X-ray diffraction (HRXRD) and optical microscopy demonstrated that grown epitaxial films were over-relaxed (i.e, tensile strained) and composed of essentially pure Ge, having very smooth and practically defect-free topologies when the seed layers had thicknesses of at least 100 nm. By contrast, for Ge intrinsic layers grown on 22 nm thick seed layers a surface defect density of approximately 2000 cm−2 was observed [21] .

Secondary ion mass spectroscopy (SIMS) was likewise utilized to analyze the constituent elements in the detector devices down to the Si substrate. Data representing off-contact depth analysis are plotted Figure 2(a); these results show the intrinsic and seed layers of the device to be predominately comprised of Ge, and boron doping concentration of ~5 × 1018 cm−3 in the latter. Through-contact SIMS data were likewise acquired, shown in Figure 2(b), evidencing Ge and phosphorus underneath the contact.

4.2. Detector Electrical Performance

For testing the electrical characteristics of the fabricated photodetector devices, we utilized a probe station, electrical source-measurement unit (Keithley 2400 SourceMeter), and 10 mW broadband fiber-coupled tungsten- halogen light source providing high intensity over the NIR (~1000 - 1700 nm) spectrum. The dark current and


Figure 2. (a) “Off-contact” SIMS analysis data measured down through SiO2 and the underlying PIN detector layer structure. (b) “Through-con- tact” SIMS analysis data measured down through Cu contact and the underlying PIN detector layer structure.

photocurrent I-V curves are shown in Figure 3(a). For a device (different from the one used for SIMS data) with n+ region P doping level of 5 × 1019 cm−3, the measured dark current at −1 V was approximately 0.6 nA, which is low compared to minimal dark current results reported to date for Ge/SiGe photodetectors [22] - [24] . For 100 μm square devices, this corresponds to a dark current density of 6 μA/cm2. Furthermore, the dark current remained relatively steady even as the magnitude of the reverse bias was increased, rising only slightly to 0.7 nA and 1.1 nA, at −2 V and −4 V, respectively.

The photocurrent at −1 V for this device was 168 nA, over two orders of magnitude greater than the dark current, which increased marginally with greater negative bias. The zero bias dark photocurrent was 138 nA, above 80% the value of that produced at −1 V. In addition, the maximum forward-to-reverse current ratio measured at ±1 V was ~2 × 105 for a 1019 cm−3 n+-doped device.

Additionally, temporal characterization of the photoresponse for the PIN photodetector devices was performed while modulating the incident front-surface illumination on and off. Figure 3(b) shows the plotted photoresponse for a device with n+ region doping of 5 × 1019 cm−3. It is seen that the dark current with no NIR

(a) (b)

Figure 3. (a) Dark current and photocurrent I-V curves for detector device (dark current data partially extrapolated to compensate for measurement uncertainty); (b) time-dependent photoresponse measured while periodically modulating the incident NIR radiation source on and off.

Table 1. Comparison of I-V results for four devices having different n+ region (P) doping concentrations.

exposure was below 1 nA. Under illumination, the measured photocurrent rose to above 100 nA, with sharp high/low transitions.

Table 1 presents a comparison of the I-V measurements and corresponding calculated values procured from fabricated photodetector devices characterized by different n+ region doping levels. In these devices, the n-type regions must have sufficient doping (e.g., >1019 cm−3) to enable the electron transport between the metal and the semiconductor to be in the field emission regime for the creation of low-resistance ohmic contacts [25] . The ratio of photocurrent to dark current (“Photo/Dark”), for which both are measured at −1 V bias, basically constitutes the current gain of the device samples under illumination. In addition, “IF/IR (Dark) Ratio” is the forward-to-reverse current ratio measured at ±1 V bias, where higher ratios (greater asymmetry) indicate better rectifying behavior for the PIN devices. Based on these results, the 5 × 1019 cm−3 device, which meets the above mentioned criteria for ohmic contacts, had the best overall performance including the highest photocurrent and gain, and thus is considered to have an optimal doping concentration for these types of PIN devices. The lower performance for the highest doped device may be attributed in part to less photons reaching the absorption layer due to free-carrier absorption, which increases substantially with higher doping.

5. Summary and Conclusions

Ge provides a low-cost alternative material system for developing uncooled photodetectors operating at NIR wavelengths using CMOS based fabrication processes. PIN photodetectors incorporating epitaxial Ge layers on large-area 300 mm Si substrates using leading-edge facilities and growth techniques have been developed. We have utilized a two-step low/high temperature fabrication process to reduce dark current as well as introduce tensile stain. Characterization of the material properties of fabricated detector devices evidenced high quality epitaxial growth of pure Ge. In addition, electrical characterization of devices with various n+ region doping concentrations demonstrated low dark currents down to ~0.6 nA and above two orders of magnitude enhancement in current under broadband illumination at −1 V bias, with 5 × 1019 cm−3 identified to be the optimal n+ doping level. Arrays developed based on such NIR photodetectors exhibiting low dark current could potentially benefit applications such as muzzle flash or hostile fire detection for which low noise background is desired.

6. Future Work

Each fabricated wafer contains hundreds of different devices which we characterize via SIMS and electrical measurements. Due to the difficulty of maintaining control over Ge etching, further investigation mainly employing transmission electron microscopy (TEM) is needed in order to confirm the uniformity of the Ge in different devices across the wafer.


This research was developed with funding from the Defense Advanced Research Projects Agency (DARPA). The views, opinions, and/or findings expressed are those of the authors and should not be interpreted as repress- enting the official views or policies of the Department of Defense or the US Government.

Cite this paper
Rouse, C. , Zeller, J. , Efstathiadis, H. , Haldar, P. , Lewis, J. , Dhar, N. , Wijewarnasuriya, P. , Puri, Y. and Sood, A. (2016) Development of Low Dark Current SiGe Near-Infrared PIN Photodetectors on 300 mm Silicon Wafers. Optics and Photonics Journal, 6, 61-68. doi: 10.4236/opj.2016.65009.
[1]   Stobie, J., Hairston, A., Tobin, S., Reine, M., Minich, B., Welsch, J. and Marciniec, J. (2007) VLIWR HgCdTe Staring Focal Plane Array Development. Proceedings of SPIE, San Diego, 26 August 2007, 66600L-66600L.

[2]   Rawe, R., Timlin, A., Davis, M., Devitt, J. and Greiner, M. (2004) Advanced Large-Format InSb FPA Maturation at CMC Electronics. Proceedings of SPIE, Orlando, 30 August 2004, 152-162.

[3]   Onat, B.M., Huang, W., Masaun, N., Lange, M., Ettenberg, M.H. and Dries, C. (2007) Ultra-Low Dark Current InGaAs Technology for Focal Plane Arrays for Low-Light Level Visible-Shortwave Infrared Imaging. Proceedings of SPIE, Orlando, 9 April 2007, 152-162.

[4]   Wang, J. and Lee, S. (2011) Ge-Photodetectors for Si-Based Optoelectronic Integration. Sensors, 11, 696-718.

[5]   Hansen, M.P. and Malchow, D.S. (2008) Overview of SWIR Detectors, Cameras, and Applications. Proceedings of SPIE, Orlando, 16 March 2008, 69390I-69390I.

[6]   Liu, J., Cannon, D.D., Wada, K., Ishikawa, Y., Jongthammanurak, S., Danielson, T., Michel, J. and Kimerling, L.C. (2005) Tensile Strained Ge p-i-n Photodetectors on Si Platform for C and L Band Telecommunications. Applied Physics Letters, 87, 011110.

[7]   Morse, M., Dosunmu, O., Sarid, G. and Chetrit, Y. (2006) Performance of Ge-on-Si p-i-n Photodetectors for Standard Receiver Modules. IEEE Photonics Technology Letters, 8, 2442-2444.

[8]   Okyay, A.K. (2007) Si-Ge Photodetection Technologies for Integrated Optoelectronics. Ph.D. Thesis, Stanford University.

[9]   Rogalski, A. (2012) Progress in Focal Plane Array Technologies. Progress in Quantum Electronics, 36, 342-473.

[10]   Sood, A.K., Richwine, R.A., Sood, A.W., Puri, Y.R., DiLello, N., Hoyt, J.L., Akinwande, T.I., Dhar, N.K., Balcerak, R.S. and Bramhall, T.G. (2011) Characterization of SiGe-Detector Arrays for Visible-NIR Imaging Sensor Applications. Proceedings of SPIE, Orlando, 25 April 2011, 801240-801240.

[11]   Feng, D., Shirong, L., Dong, P., Feng, N.N., Liang, H., Zheng, D., Kung, C.C., Fong, J., Shafiiha, R., Cunningham, J., Krishnamoorthy, A.V. and Asghari, M. (2009) High-Speed Ge Photodetector Monolithically Integrated with Large Cross-Section Silicon-on-Insulator Waveguide. Applied Physics Letters, 95, 261105.

[12]   Luong, K.P., Dau, M.T., Zrir, M.A., Stoffel, M., Le Thanh, V., Petit, M., Ghrib, A., El Kurdi, M., Boucaud, P, Rinnert, H. and Murota, J. (2013) Control of Tensile Strain and Interdiffusion in Ge/Si(001) Epilayers Grown by Molecular-Beam Epitaxy. Journal of Applied Physics, 114, 083504.

[13]   Liu, J., Camacho-Aguilera, R., Bessette, J.T., Sun, X., Wang, X., Cai, Y., Kimerling, L.C. and Michel, J.F. (2012) Ge-on-Si Optoelectronics. Thin Solid Films, 520, 3354-3360.

[14]   Ishikawa, Y. and Wada, K. (2010) Germanium for Silicon Photonics. Thin Solid Films, 518, S83-S87.

[15]   DiLello, N.A. (2012) Fabrication and Characterization of Germanium-on-Silicon Photodiodes. Ph.D. Thesis, Massachusetts Institute of Technology.

[16]   Ahn, D., Hong, C., Liu, J., Giziewicz, W., Beals, M., Kimerling, L., Michel, J., Chen, J. and Kartner, F.X. (2007) High Performance, Waveguide Integrated Ge Photodetectors. Optics Express, 15, 3916-3921.

[17]   Luan, H.C., Lim, D.R., Lee, K.K., Chen, K.M., Sandland, J.G., Wada, K. and Kimerling, L.C. (1999) High-Quality Ge Epilayers on Si with Low Threading-Dislocation Densities. Applied Physics Letters, 75, 2909-2911.

[18]   Michel, J., Liu, J. and Kimerling, J.C. (2010) High-Performance Ge-on-Si Photodetectors. Nature Photonics, 4, 527-534.

[19]   Olubuyide, O., Danielson, D., Kimerling, L. and Hoyt, J. (2006) Impact of Seed Layer on Material Quality of Epitaxial Germanium on Silicon Deposited by Low Pressure Chemical Vapor Deposition. Thin Solid Films, 508, 14-19.

[20]   Sood, A.K., Zeller, J.W., Richwine, R.A., Puri, Y.R., Efstathiadis, H., Haldar, P., Dhar, N.K. and Polla, D.L. (2015) Ge Based Visible-NIR Photodetector Technology for Optoelectronic Applications. In: Yasin, M., Arof, H. and Harun, S.W., Eds., Advances in Optical Fiber Technology: Fundamental Optical Phenomena and Applications, Intech, Rijeka, 315-361.

[21]   Zeller, J.W., Efstathiadis, H., Bhowmik, G., Haldar, P., Dhar, N.K., Lewis, J., Wijewarnasuriya, P., Puri, Y.R. and Sood, A.K. (2015) Development of Ge PIN Photodetectors on 300 mm Si Wafers for Near-Infrared Sensing. International Journal of Engineering Research and Technology, 8, 23-33.

[22]   Beals, M., Michel, J., Liu, J.F., Ahn, D.H., Sparacin, D., Sun, R., Hong, C.Y., Kimerling, L.C., Pomerene, A., Carothers, D., Beattie, J., Kopa, A., Apsel, A., Rasras, M.S., Gill, D.M., Patel, S.S., Tu, K.Y., Chen, Y.K. and White, A.E. (2008) Process Flow Innovations for Photonic Device Integration in CMOS. Proceedings of SPIE, San Jose, 19 January 2008, 689804-689804.

[23]   Chen, H.T., Verheyen, P., De Heyn, P., Lepage, G., De Coster, J., Absil, P., Roelkens, G. and Van Campenhout, J. (2015) High-Responsivity Low-Voltage 28-Gb/s Ge p-i-n Photodetector with Silicon Contacts. Journal of Lightwave Technology, 33, 820-824.

[24]   Koester, S.J., Schow, C.L., Schares, L., Dehlinger, G., Schaub, J.D., Doany, F.E. and John, R.A. (2007) Ge-on-SOI-Detector/Si-CMOS-Amplifier Receivers for High-Performance Optical-Communication Applications. Journal of Lightwave Technology, 25, 46-57.

[25]   Dumas, C.S. (2015) Germanium on Silicon Photonics. Ph.D. Thesis, University of Glasgow, Scotland.