Back
 CS  Vol.6 No.7 , July 2015
Reconfigurable Ultrasonic Testing System Development Using Programmable Analog Front-End and Reconfigurable System-on-Chip Hardware
Abstract: Ultrasonic testing systems have been extensively used in medical imaging and non-destructive testing applications. Generally, these systems aim at a particular application or target material. To make these systems portable and more adaptable to the test environments, this study presents a reconfigurable ultrasonic testing system (RUTS), which possesses dynamic reconfiguration capabilities. RUTS consists a fully programmable Analog Front-End (AFE), which facilitates beamforming and signal conditioning for variety of applications. RUTS AFE supports up to 8 transducers for phased-array implementation. Xilinx Zynq System-on-Chip (SoC) based Zedboard provides the back-end processing of RUTS. The powerful ARM embedded processor available within Zynq SoC manages the ultrasonic data acquisition/processing and overall system control, which makes RUTS a unique platform for the ultrasonic researchers to experiment and evaluate a wide range of real-time ultrasonic signal processing applications. This Linux-based system is utilized for ultra-sonic data compression implementation providing a versatile environment for further development of ultrasonic imaging and testing system. Furthermore, this study demonstrates the capabilities of RUTS by performing ultrasonic data acquisition and data compression in real-time. Thus, this reconfigurable system enables ultrasonic designers and researchers to efficiently prototype different experiments and to incorporate and analyze high performance ultrasonic signal and image processing algorithms.
Cite this paper: Govindan, P. , Vasudevan, V. , Gonnot, T. and Saniie, J. (2015) Reconfigurable Ultrasonic Testing System Development Using Programmable Analog Front-End and Reconfigurable System-on-Chip Hardware. Circuits and Systems, 6, 161-171. doi: 10.4236/cs.2015.67017.
References

[1]   Vasudevan, V., Govindan, P. and Saniie, J. (2014) Programmable Analog Front-End System for Ultrasonic SoC Hardware. IEEE International Conference on Electro/Information Technology (EIT), Milwaukee, 5-7 June 2014, 356-361. http://dx.doi.org/10.1109/EIT.2014.6871790

[2]   Brunner, E. (2002) Ultrasound System Considerations and their Impact on Front-End Components. http://www.analog.com/library/analogdialogue/archives/36-03/ultrasound/ultrasoundfrontend.pdf

[3]   Texas Instruments (2015) LM96551 Ultrasound Transmit Pulser.
http://www.ti.com.cn/cn/lit/ds/symlink/lm96551.pdf

[4]   Texas Instruments (2015) LM96570 Ultrasound Configurable Transmit Beamformer.
http://www.ti.com.cn/cn/lit/ds/symlink/lm96570.pdf

[5]   Texas Instruments (2015) LM96530 Ultrasound Transmit/Receive Switch Datasheet.
http://www.ti.com/lit/ds/symlink/lm96530.pdf

[6]   Texas Instruments (2015) 8-Channel, Ultralow-Power, Variable Gain Amplifier with Low-Noise Pre-Amp.
http://www.ti.com/lit/ds/symlink/vca8500.pdf

[7]   Analog Devices (2015) 16-Bit, 200 MSPS/250 MSPS Analog-to-Digital Converter AD9467.
http://www.analog.com/media/en/technical-documentation/data-sheets/AD9467.pdf

[8]   Xilinx (2015) Zynq-7000 All Programmable SoC Overview. DS190 (v1.3).
http://www.xilinx.com/support/documentation/data_sheets/ds190-Zynq-7000-Overview.pdf

[9]   Govindan, P. and Saniie, J. (2014) Hardware-Software Co-Design of 3D Data Compression for Real-Time Ultrasonic Imaging Applications. IEEE International Ultrasonics Symposium (IUS), Chicago, 3-6 September 2014, 564-567. http://dx.doi.org/10.1109/ultsym.2014.0139

[10]   Saniie, J., Oruklu, E. and Yoon, S. (2012) System-on-Chip Design for Ultrasonic Target Detection Using Split-Spectrum Processing and Neural Networks. IEEE Transactions on Ultrasonics, Ferroelectrics, and Frequency Control, 59, 1354-1368. http://dx.doi.org/10.1109/TUFFC.2012.2336

[11]   Vipin, K. and Fahmy, S.A. (2014) ZyCAP: Efficient Partial Reconfiguration Management on the Xilinx Zynq. IEEE Embedded Systems Letters, 6, 41-44. http://dx.doi.org/10.1109/LES.2014.2314390

[12]   Gilliland, S., Boulet, C., Gonnot, T. and Saniie, J. (2014) Multidimensional Representation of Ultrasonic Data Processed by Reconfigurable Ultrasonic System-on-Chip Using OpenCL High-Level Synthesis. IEEE International Ultrasonics Symposium (IUS), Chicago, 3-6 September 2014, 1936-1939.
http://dx.doi.org/10.1109/ultsym.2014.0481

[13]   Oruklu, E. and Saniie, J. (2009) Dynamically Reconfigurable Architecture Design for Ultrasonic Imaging. IEEE Transactions on Instrumentation and Measurement, 58, 2856-2866.
http://dx.doi.org/10.1109/TIM.2009.2016370

[14]   Govindan, P., Gilliland, S., Gonnot, T. and Saniie, J. (2012) Reconfigurable Ultrasonic System-on-Chip Hardware (RUSH) Platform for Real-Time Ultrasonic Imaging Applications. IEEE International Ultrasonics Symposium (IUS), Dresden, 7-10 October 2012, 463-466. http://dx.doi.org/10.1109/ultsym.2012.0115

[15]   Weber, J., Oruklu, E. and Saniie, J. (2011) FPGA-Based Configurable Frequency-Diverse Ultrasonic Target-Detection System. IEEE Transactions on Industrial Electronics, 58, 871-879.
http://dx.doi.org/10.1109/TIE.2009.2030214

[16]   Govindan, P. and Saniie, J. (2015) Processing Algorithms for Three-Dimensional Data Compression of Ultrasonic Radio Frequency Signals. IET Signal Processing, 9, 267-276.
http://dx.doi.org/10.1049/iet-spr.2014.0186

 
 
Top