D. Atienza, P.G. Del Valle, G. Paci, et al., “A fast HW/SW FPGA-based thermal emulation framework for multi-processor system-on-chip,” Proceedings of the 43rd annual conference on Design automation, San Francisco, CA, USA, July 24–28, 2006.
 Y. Nakamura, K. Hosokawa, I. Kuroda, K. et al., “A fast hardware/software co-verification method for system-on-a-chip by using a C/C++ simulator and FPGA emulator with shared register communication,” Proceedings of the 41st Design Automation Conference (DAC' 04), San Diego, Calif., USA, pp. 299–304, June 2004.
 SpecC Technology Open Consortium, http://www.specc.org/.
 H. Tomiyama, Y. Cao, and K. Murakami, “Modeling fixedpriority preemptive multi-task systems in SpecC,” Proceedings of Workshop on Synthesis and System Integration of Mixed Technologies (SASIMI), 2001.
 Y. Yi, D. Kim, and S. Ha, “Virtual synchronization technique with OS modeling for fast and time-accurate cosimulation,” Proceedings of International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), 2003.
 F. Herrera, H. Posadas, P. Sanchez, and E. Villar, “Systematic embedded software generation from SystemC,” Proceedings of Design Automation and Test in Europe (DATE), Embedded Software Forum, 2003.
 S. Honda, T. Wakabayashi, H. Tomiyama, et al., “RTOS-centric hardware/software cosimulator for embedded system design,” Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, Stockholm, Sweden, September 08–10, 2004.
 ITRON, http://www.assoc.tron.org/itron/.
 Mentor Graphics Corporation, http://www.mentor.com.
 S. Yoo, I. Bacivarov, A. Bouchima, et al., “Building fast and accurate SW simulation models based on hardware abstraction layer and simulation environment abstraction layer,” Proceedings of the Design, Automation and Test in Europe (DATE' 03), Munich, Germany, pp. 500–506, March 3–7, 2003.