JCC  Vol.2 No.13 , November 2014
Fault Tolerance Limits and Input Stimulus Selection Using an Implemented FPGA-Based Testing System
Abstract

In this paper, the selection of fault tolerance limits and input stimulus using an implemented adaptive FPGA-based testing system based on a method utilizing wavelet transformation of the current waveforms is presented. The testing scheme is innovative because it offers the ability of applying different input stimulus signals with respect to the requirements of the examined circuit. Moreover, the method used is simple, offers a single-point test measurement solution and may easily be adapted to test various other analog and mixed-signal systems. Experimental results are presented showing the advantages of the proposed testing scheme.


Cite this paper
Dimitrios, P. , Sotirios, P. and Vassilios, V. (2014) Fault Tolerance Limits and Input Stimulus Selection Using an Implemented FPGA-Based Testing System. Journal of Computer and Communications, 2, 18-24. doi: 10.4236/jcc.2014.213003.
References

[1]   Bell, I.M., Spinks, S.J. and Dasilva, J.M. (1996) Supply Current Test of Analog and Mixed-Signal Circuits. IEE Proceedings of Circuits Devices and Systems, 143, 399-407. http://dx.doi.org/10.1049/ip-cds:19960903

[2]   Brosa, A. and Figueras, J. (2001) Digital Signature Proposal for Mixed-Signal Circuits. Journal of Electronic Testing: Theory and Applications, 17, 385-393. http://dx.doi.org/10.1023/A:1012799001908

[3]   Plusquellic, J., Singh, A., Patel, C. and Gattiker, A. (2003) Power Supply Transient Signal Analysis for Defect-Oriented Test. IEEE Tranactions on Computer-Aided Design of Integrated Circuits and Systems, 22, 370-374. http://dx.doi.org/10.1109/TCAD.2002.807896

[4]   Font, J., Ginard, J., Isern, E., Roca, M., Segura, J. and Garcia, E. (2002) Oscillation-Test Technique for CMOS Operational Amplifiers by Monitoring Supply Current. Analog Integrated Circuits and Signal Processing, 33, 213-224. http://dx.doi.org/10.1023/A:1021280302991

[5]   Kalpana, P. and Gunavathi, K. (2005) A Novel Specification Based Test Pattern Generation Using Genetic Algorithm and Wavelets. Proceedings of the 18th International Conference on VLSI Design, January 2005, 504-507.

[6]   Hashizume, M., Yoneda, D., Yotsuyanagi, H., Tada, T., Koyama, T., Morita, I. and Tamesada, T. (2004) I_DDQ Test Method Based on Wavelet Transformation for Noisy Current Measurement Environment. Proceedings of the 13th Asian Test Symposium, 112-117. http://dx.doi.org/10.1109/ATS.2004.50

[7]   Bhunia, S. and Roy, K. (2005) A Novel Wavelet Transform-Based Transient Current Analysis for Fault Detection and Localization. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 13, 503-507. http://dx.doi.org/10.1109/TVLSI.2004.842880

[8]   Daubechies, I. (1992) Ten Lectures on Wavelets. CBMS-NSF Re-gional Conference Series in Applied Mathematics, 61, Society for Industrial and Applied Mathematics (SIAM).

[9]   Mallat, S. (1999) A Wavelet Tour of Signal Processing. Academic Press.

[10]   Walker, J. (1999) A Primer on Wavelets and Their Scientific Applications. CRC Press. http://dx.doi.org/10.1201/9781420050011

[11]   Roh, J and Abraham, J. (2004) Subband Filtering for Time and Frequency Analysis of Mixed-Signal Circuit Testing. IEEE Transactions on Instrumentation and Measurement, 53, 602-611. http://dx.doi.org/10.1109/TIM.2003.820494

[12]   Pouros, S., Vassios, V., Papakostas, D. and Hatzopoulos, A. (2013) On the Design of an FPGA-Based Mixed-Signal Circuits Testing System. 13th Conference on Design of Circuits and Integrated Systems (DCIS), 27-29 November 2013.

[13]   Amerasekera, E.A. and Campbell, D.S. (1987) Failure Mechanisms in Semiconductor Devices. John Wiley & Sons Ltd.

 
 
Top