Back
 CS  Vol.5 No.11 , November 2014
Reducing Power and Energy Consumption of Nonvolatile Microcontrollers with Transparent On-Chip Instruction Cache
Abstract: Demands for low-energy microcontrollers have been increasing in recent years. Since most microcontrollers achieve user programmability by integrating nonvolatile (NV) memories such as flash memories for storing their programs, the large power consumption required in accessing an NV memory has become a major problem. This problem becomes critical when the power supply voltage of NV microcontrollers is decreased. We can solve this problem by introducing an instruction cache, thus reducing the access frequency of the NV memory. Unlike general-purpose microprocessors, microcontrollers used for real-time applications in embedded systems must accurately calculate program execution time prior to its execution. Therefore, we introduce a “transparent” instruction cache, which does not change the existing NV microcontroller’s cycle-level execution time, for reducing power and energy consumption, but not for improving the processing speed. We have conducted detailed microar chitecture design based on the architecture of a major industrial microcontroller, and we evaluated power and energy consumption for several benchmark programs. Our evaluation shows that the proposed instruction cache can successfully reduce energy consumption in a fairly wide range of practical NV microcontroller configurations.
Cite this paper: Kim, D. , Hida, I. , Fukuda, E. , Asai, T. and Motomura, M. (2014) Reducing Power and Energy Consumption of Nonvolatile Microcontrollers with Transparent On-Chip Instruction Cache. Circuits and Systems, 5, 253-264. doi: 10.4236/cs.2014.511027.
References

[1]   Gungor, V.C., Lu, B. and Hancke, G.P. (2010) Opportunities and Challenges of Wireless Sensor Networks in Smart Grid. IEEE Transactions on Industrial Electronics, 57, 3557-3564.
http://dx.doi.org/10.1109/TIE.2009.2039455

[2]   Lee, H.G. and Chang, N. (2003) Energy-Aware Memory Allocation in Heterogeneous Nonvolatile Memory Systems, Proceedings of the 2003 International Symposium on Low Power Electronics and Design, 25-27 August 2003, 420-423.
http://dx.doi.org/10.1109/LPE.2003.1231941

[3]   Goodman, J.R. (1983) Using Cache Memory to Reduce Processor-Memory Traffic. Proceedings of the 10th Annual International Symposium on Computer Architecture, June 1983, 255-262.
http://dx.doi.org/10.1145/285930.285984

[4]   Renesas Electronics Corporation, 78L0R/KE3 User’s Manual.
http://documentation.renesas.com/doc/DocumentServer/U17854EJ9V0UD00.pdf

[5]   Renesas Electronics Sorporation 78K0R Microcontroller User’s Manual: Instructions.
http://documentation.renesas.com/doc/DocumentServer/r01us0029ej0600_78k0r.pdf

[6]   Renesas Electronics Corporation, 78L0R/Kx3-A User’s Manual: Hardware.
http://documentation.renesas.com/doc/DocumentServer/r01uh0003ej0200_78k0rkx3a.pdf

[7]   Oba, K., Kawai, K., Matsushita, R., Ishihara, K. and Eto, K. (2009) Development of 16-Bit All Flash Microcomputers “78K0R/Kx3-L” Featuring Ultralow Power Consumption. NEC Technical Journal, 4, 35-39.
http://www.nec.com/en/global/techrep/journal/g09/n01/pdf/090109.pdf

[8]   Katevenis, M. (2003) On-Chip SRAM.
http://www.csd.uoc.gr/~hy534/03a/s31_ram_bl.htm

[9]   Chandrakasan, A.P. and Brodersen, R.W. (1995) Minimizing Power Consumption in Digital CMOS Circuits. Proceedings of the IEEE, 83, 498-523.
http://dx.doi.org/10.1109/5.371964

[10]   Bez, R., Camerlenghi, E., Modelli, A. and Visconti, A. (2003) Introduction to Flash Memory. Proceeding of the IEEE, 91, 489-502.
http://dx.doi.org/10.1109/JPROC.2003.811702

[11]   Park, C., Seo, J., Seo, D., Kim, S. and Kim, B. (2003) Cost-Efficient Memory Architecture Design of NAND Flash Memory Embedded Systems. Proceedings of the 21st International Conference on Computer Design, 13-15 October 2003, 474-480.
http://dx.doi.org/10.1109/ICCD.2003.1240943

 
 
Top