WET  Vol.2 No.2 , April 2011
Layout Design of LC VCO with Current Mirror Using 0.18 µm Technology
Abstract: This paper presents a new design of complementary oxide semiconductor voltage controlled oscillator (CMOS VCO) for improve tuning range and phase noise with low power consumption. Design is area efficient and easy to implement. Design is carried out in cadence and schematic editor using 180 nm technology. Simulation is done and performance results are reported. Results have been compared with earlier published work and improvements are obtained in this work.
Cite this paper: nullN. Prasad and R. Gamad, "Layout Design of LC VCO with Current Mirror Using 0.18 µm Technology," Wireless Engineering and Technology, Vol. 2 No. 2, 2011, pp. 102-106. doi: 10.4236/wet.2011.22014.

[1]   H. Y. Wang, N. J. Wu and G. L. Shou, “A Novel CMOS Low Phase Noise VCO with Enlarged Tuning Range,” Proceedings of International Conference on Microwave and Millimeter Wave Technology, Nanjing, 21-24 April 2008, pp. 570-573. doi:10.1109/ICMMT.2008.4540456

[2]   W. S. T. Yan and H. C. Luong, “A 900-MHz CMOS Low Phase-Noise Voltage Controlled Ring Oscillator,” IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, Vol. 48, No. 2, 2001, pp. 216-221. doi:10.1109/82.917794

[3]   M. Al-Azab, “Modeling and Characterization of a 5.2 GHz VCO for Wireless Communication,” Proceedings of 26th National Radio Science Conference, Cairo, 17-19 March 2009, pp. 1-7.

[4]   D. B. Leeson, “A Simple Model of Feedback Oscillator Noise Spectrum,” Proceedings of the IEEE, Vol. 54, No. 2, 1966, pp. 329-330. doi:10.1109/PROC.1966.4682

[5]   R. M. Weng and J. Y. Lin, “A 2.4 GHz Low Phase Noise Voltage Controlled Oscillator,” Proceedings of Progress in Electromagnetics Research Symposium, Beijing, 23-27 March 2009, pp. 546-550.

[6]   P. Dudulwar, K. Shah, H. Le and J. Singh, “Design and Analysis of Low Power Low Phase Noise VCO,” Proceedings of the 13th International Conference on Mixed Design of Integrated Circuits and Systems, Gdynia, 22-24 June 2006, pp. 256-259.

[7]   N. Prasad, R. S. Gamad and C. B. Kushwah, “Design of a 2.2 - 4.0 GHz Low Phase Noise and Low Power LC VCO,” International Journal of Computer and Network Security, Vol. 1, No. 3, 2009, pp. 15-18.

[8]   T. H. Lee and A. Hajimiri, “Oscillator Phase Noise: A Tutorial,” IEEE Journal of Solid-State Circuits, Vol. 35, No. 3, 2000, pp. 326-336. doi:10.1109/4.826814

[9]   B. Razavi, “Deign of Analog CMOS Integrated Circuits,” Tata McGraw-Hill, Delhi, 2002.

[10]   T. I. Ahrens and T. H. Lee, “A 1.4-GHz 3-mW CMOS LC Low Phase Noise VCO Using Tapped Bond Wire Inductances,” Proceedings of International Symposium on Low Power Electronics and Design, Monterey, 10-12 August 1998, pp. 16-19.

[11]   P. M. Lu, S. Z. Huang, L. Y. Song and R. Chen, “Design of a 2 GHz Low Phase Noise LC VCO,” Proceedings of International Multi Conference of Engineers and Computer Scientists, Hong Kong, Vol. 2, 18-20 March 2009, pp. 18-21.