J. Liu, L. L. Sun, L. L. Lou, H. Wang and C. McCorkell, “A Simple Test Structure for Directly Extracting Substrate Network Components in Deep N-Well RF CMOS Modeling,” IEEE Electron Device Letters, Vol. 30, No. 11, 2009, pp. 1200-1202.
 J. G. Su, H. M. Hsu, S. C. Wong, C. Y. Chang, T. Y. Huang and J. Y. C. Sun, “Improving the RF Per-formance of 0.18-um CMOS with Deep N-Well Implantation,” IEEE Electron Device Letters, Vol. 22, No. 10, 2001, pp. 481-483.
 K. W. Chew, J. Zhang, K. Shao, W. B. Loh, and S. F. Chu, “Impact of Deep N-Well Implantation on Substrate Noise Coupling and RF Transistor Performance for Sys-tems-on-a-Chip Integration,” Proceeding of the 32nd European Solid-State Device Research Conference, Bologna, 24-26 Sep-tember 2002, pp. 251-254.
 D. Kosaka, M. Nagata, Y. Hiraoka, I. Imanishi, M. Maeda, Y. Murasaka and A. Iwata, “Isolation Strategy Against Substrate Coupling in CMOS Mixed-Signal/RF Circuits,” Symposium on VLSI Circuits Digest of Technical Papers, Kyoto, 16-18 June 2005, pp. 276-279.
 J. Kang, D. Yu, Y. Yang and B. Kim, “Highly Linear 0.18-m CMOS Power Amplifier with Deep-N-Well Structure,” IEEE Journal of Solid-State Circuits, Vol. 41, No. 5, 2006, pp. 1073-1080. doi:10.1109/JSSC.2006.874059
 S. F. W. M. Hatta and N. Soin, “Performance of the Forward-Biased RF LNA with Deep N-Well NMOS Transistor,” Proceeding of International Con-ference on Semiconductor Electronics, Johor Bahru, 25-27 November 2008, pp. 465-469.
 Y. Cheng and M. Matloubian, “Parameter Extraction of Accurate and Scaleable Substrate Resistance Components in RF MOS-FETs,” IEEE Electron Device Letters, Vol. 23, No. 4, 2002, pp. 221-223. doi:10.1109/55.992845
 N. Srirattana, D. Heo, H. M. Park, A. Raghavan, P. E. Allen and J. Laskar, “A New Analytical Scalable Substrate Network Model for RF MOS-FETs,” IEEE MTT-S Microwave Symposium Digest, Fort Worth, 6-11 June 2004, pp. 699-702.
 I. M. Kang, S. J. Jung, T. H. Choi, H. W. Lee, G. Jo, Y. K. Kim, H. G. Kim and K. M. Choi, “Scalable Model of Substrate Resistance Components in RF MOSFETs with Bar-Type Body Contact Considered Layout Dimensions,” IEEE Electron Device Letters, Vol. 30, No. 4, 2009, pp. 404-406. doi:10.1109/LED.2009.2014085
 S. P. Voinigescu, M. Tazlauanu, P. C. Ho and M. T. Yang, “Direct Extraction Methodology for Geometry-Scalable RF-CMOS Models,” International Conference on Microelectronic Test Structures, Awaji, 22-25 March 2004, pp. 235-240.
 S. P. Kao, C. Y. Lee, C. Y. Wang, J. D.-S. Deng, C. C. Chang and C. H. Kao, “An Analytical Extraction Method for Scalable Substrate Resistance Model in RF MOSFETs,” 2007 International Semiconductor Device Research Symposium, College Park, 12-14 December 2007, pp. 1-2.
 B. Parvais, S. Hu, M. Dehan, A. Mercha and S. Decoutere, “An Analytical Extraction Method for Scalable Substrate Resistance Model in RF MOSFETs,” Custom Integrated Circuits Conference, San Jose, 16-19 September 2007, pp. 503-506.
 M. M. Tabrizi, E. Fathi, M. Fathipour and N. Masoumi, “Extracting of Substrate Network Resistances in RF CMOS Transistors,” Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems, Atlanta, 8-10 September 2004, pp. 219-222.
 Y. S. Lin, “An Analysis of Small-Signal Source-Body Resistance Effect on RF MOSFET for Low-Cost System-on-Chip (SoC) Applications,” IEEE Transactions on Electron Devices, Vol. 52, No. 7, 2005, pp. 1442-1451. doi:10.1109/TED.2005.850691
 S. C. Rustagi, L. Huailin, S. Jinglin and Z. X. Yong, “BSIM3 RF Models for MOS Transistors: A Novel Technique for Substrate Network Extraction,” Proceeding of IEEE International Con-ference on Microelectronic Test Structures, Monterey, 17-20 March 2003, pp. 118-123.
 U. Mahalingam, S. C. Rustagi and G. S. Samudra, “Direct Extraction of Substrate Network Parameters for RF MOSFET Modeling Using a Simple Test Structure,” IEEE Device Letters, Vol. 27, No. 2, 2006, pp. 130-132. doi:10.1109/LED.2005.863132