G. D. Giuseppe, F. Franco, et al., “Test Generation Based on CLP,” 8th International Workshop on Micro processor Test and Verification, Common Challenges and Solutions, Austin, 5-6 December 2009, pp. 98-105.
 D. G. Guglielmo, F. Fummi, C. Marconcini and G. Pra vadelli, “Improving High-Level and Gate-Level Testing with FATE: A Functional Automatic Test Pattern Gen erator Traversing Unstabilised Extended FSM,” IET Computers & Digital Techniques, Vol. 1, No. 3, 2007, pp. 187-196. doi:10.1049/iet-cdt:20060139
 S. D. Hochbaum, “An Optimal Test Compression Proce dure for Combinational Circuits,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Sys tems, Vol. 15, No. 10, 1996, pp. 1294-1299.
 R. Guo, S. M. Reddy, et al., “Reverse-Order-Restora tion-Based Static Test Compaction for Synchronous Sequential Circuits,” IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, Vol. 22, No. 3, 2003, pp. 293-304.
 M. S. Hsiao, E. M. Rudnick and J. H. Patel, “Sequential Circuit Test Generation Using Dynamic State Traversal,” Proceedings of the 1997 European Design and Test Con ference, Paris, 17-20 March 1997, pp. 22-28.