J. Alfredsson, S. Aunet and B. Oelmann, “Basic Speed and Powerproperties of Digital Floating Gate Circuits Operating in Subthreshold,”Proceeding of IFIP International Conference on Very Large Scale Integration, IFIP VLSI-SOC 2005, Australia , 2005.
 J. Alfredsson and B. Oelmann, “Influence of Refresh Circuits Connected to Low Power Digital Quasi–floating Gate Designs,”IEEE International Conference on Electronics, Circuits and Systems, Vol. 1-3, 2006, pp. 1296-1299.
 K. A. Townsend, J. W. Haslett and K. Iniewski, “Design and Optimization of Low Voltage Quasi floating Gate Digital Circuits,” Proceeding of 9th international database engineering and application symposium 2005, IDEAS 05, 2005.
 F. Razaghian and S. Bonakdarpour, “Reducing the Leakage Current and PDP in the Quasi-Floating Gate Circuits,” Spring World Congress on Engineering and Technology (SCET2012), Xi'an, China, Vol. 1, 2012, pp. 602-605.
 J. Alfredsson and B. Oelmann, "Influence of Refresh Circuits Connected to Low Power Digital Quasi-Floating Gate Designs," IEEE International Conference on Electronics, Circuits and Systems, Vol. 1-3, 2006, pp. 1296-1299.
 R. F. Mirzaee, Mohammad, H. M. Hussein and N. Keivan, “High Speed NP-CMOS and Multi-output Dynamic Full Adder Cells,” International Journal of Electrical, Computer and Systems Engineering, Vol. 4, No. 4, 2010.
 K. Navi, V. Foroutan, M. R. Azghadi, M. Maeen, M. Ebrahimpour, M. Kaveh and O. Kavehei, “A Novel Low-power Full Adder Cell with New Technique in Designing Logical Gates Based on Static CMOS Inverter,” Microelectronics Journal, Vol. 40, No.10, 2009.