The feasibility of using the SOI-MOSFET as a quasi-diode to replace the Schottky-barrier diode in the Schenkel circuit is examined by device simulations primarily and experiments partly. Practical expressions of boost-up efficiency for d. c. condition and a. c. condition are proposed and are examined by simulations. It is shown that the SOI-MOSFET-based quasi-diode is a promising device for the Schenkel circuit because high boost-up efficiency can be gained easily. An a. c. analysis indicates that the fully-depleted condition should hold to suppress the floating-body effect for GHz-level RF applications of a quasi-diode.
 B. Strassner and K. Chang, “Passive 5.8-GHz Radio-Frequency Identification Tag for Monitoring Oil Drill Pipe,” IEEE Transactions on Microwave Theory and Techniques, Vol. 51, No. 2, 2003, pp. 356-363. doi:10.1109/TMTT.2002.807832
 Y. Kado, M. Suzuki, K. Koike, Y. Omura and K. Izumi, “A 1 GHz/0.9 mW CMOS/SIMOX Divide-by-128/129 Dual-Modulus Prescaler Using a Divide-by-2/3 Synchro nous Counter,” IEEE Journal of Solid-State Circuits, Vol. 28, No. 4, 1993, pp. 513-517.
 O. Rozeau, J. Jomaah, J. Boussey and Y. Omura, “Comparison between High and Low-Dose Separation by Implanted Oxygen MOS Transistors for Low-Power Radio Frequency Applications,” Japanese Journal of Applied Physics, Vol. 39, No. 4B, 2000, pp. 2264-2267. doi:10.1143/JJAP.39.2264
 J. P. Raskin, A. Viviani, D. Flandre and J.-P. Colinge, “Substrate Crosstalk Reduction Using SOI Technology,” IEEE Transactions on Electron Devices, Vol. 44, No. 12, 1997, pp. 2252-2261. doi:10.1109/16.644646
 Y. Omura, “Negative Conductance Properties in Extremely Thin Silicon-on-Insulator Insulated-Gatepn-Junction De vices (Silicon-on-Insulator Surface Tunnel Transistor),” Japanese Journal of Applied Physics, Vol. 35, No. 11A, 1996, pp. L1401-L1403. doi:10.1143/JJAP.35.L1401
 Y. Omura and T. Tochio, “Significant Aspects of Minor ity Carrier Injection in Dynamic-Threshold SOI MOS FET at Low Temperature,” Cryogenics, Vol. 49, No. 11, 2009, pp. 611-614. doi:10.1016/j.cryogenics.2008.11.009
 Synopsys Inc., “TCAD-DESSIS/GENESISe Operation Man ual,” ver. 7.5. http://www.sysnopsys.com/
 Microsim Corp., “PSpice Reference Manual.” http://www.microsimcom.com/
 K. Takahashi, S. Y. Wang and M. Mizunuma, “Comple mentary Charge Pump Booster,” Electronics and Communications in Japan Part II-Electronics, Vol. 82, No. 6, 1999, pp. 73-81. doi:10.1002/(SICI)1520-6432(199906)82:6<73::AID-ECJB8>3.0.CO;2-C
 Y. Kado, M. Suzuki, K. Koike, Y. Omura and K. Izumi, “An Experimental Full-CMOS Multi-gigahertz PLL LSI Using 0.4-μm Gate Ultrathin-Film SIMOX Technology,” IEICE Transactions on Electronics, Vol. E76-C, No. 4, 1993, pp. 562-571.
 C. Wann, F. Assaderaghi, L. Shi, K. Chan, S. Cohen, H. Hovel, K. Jenkins, Y. Lee, D. Sadana, R. Viswanathan, S. Wind and Y. Taur, “High-Performance 0.07-μm CMOS with 9.3-ps Gate Delay and 150 GHz fT,” IEEE Electron Devices Letters, Vol. 18, No. 12, 1997, pp. 625-627. doi:10.1109/55.644091
 Y. Omura, S. Nakashima and K. Izumi, “Investigation on High-Speed Performance of 0.1-μm-Gate, Ultrathin-Film CMOS/SIMOX,” IEICE Transactions on Electronics, Vol. E75-C, No. 12, 1992, pp. 1491-1497.
 Y. Omura, S. Nakashima, K. Izumi and T. Ishii, “0.1-μm Gate, Ultrathin-Film CMOS Devices Using SIMOX Substrate with 80-nm-Thick Buried Oxide Layer,” IEEE Transactions on Electron Devices, Vol. 40, No. 5, 1993, pp. 1019-1022. doi:10.1109/16.210214