T. Wiegand, G. J. Sullivan, G. Bj?ntegaard and A. Luthra, “Overview of the H.264/AVC Video Coding Standard,” IEEE Transactions on Circuits and Systems for Video Technology, Vol. 13, No. 7, 2003, pp. 560576.
 A. Luthra, G. J. Sullivan and T. Wiegand, “Introduction to the Special Issue on the H.264/AVC Video Coding Standard,” IEEE Transactions on Circuits and Systems for Video Technology, Vol. 13, No. 7, 2003, pp. 557559.
 Joint Video Team (JVT) of ITUT VCEG and ISO/IEC MPEG, “Draft ITUT Recommendation and Final Draft International Standard of Joint Video Specification (ITUT Rec. H.264 and ISO/IEC 1449610 AVC),” May 2003.
 Y.W. Huang, B.Y. Hsieh, T.C. Chen and L. G. Chen, “Analysis, Fast Algorithm, and VLSI Architecture Design for H.264/AVC Intra Frame Coder,” IEEE Transactions Circuit and Systems for Video Technology, Vol. 15, No. 3, 2005, pp. 378401.
 B. Meng, O. C. Au, C.W. Wong and H.K. Lam, “Efficient IntraPrediction Mode Selection for 4 × 4 Blocks in H.264,” Proceedings of International Conference on Multimedia and Expo, Baltimore, 2003, pp. 521524.
 F. Pan, X. Lin, S. Rahardja, K. P. Lim, Z. G. Li, D. Wu and S. Wu, “Fast Mode Decision Algorithm for Intra prediction in H.264/AVC Video Coding,” IEEE Transactions on Circuits and Systems for Video Technology, Vol. 15, No. 7, 2005, pp. 813822.
 H. Loukil, A. Ben Atitallah and N. Masmoudi, “An Efficient FPGA Parallel Architecture for H.264/AVC Intra Prediction Algorithm,” Proceeding of International Conference on Embedded Systems and Critical Applications, Gammarth, Tunisia, 2008, pp. 191196.
 A. Kessentini, B. Kaanich, I. Werda, A. Samet and N. Masmoudi, “Low Complexity Intra 16 × 16 Prediction for H.264/AVC,” Proceedings of International Conference on Embedded Systems & Critical Applications, Tunis, Tunisia, 2008, pp. 197201.
 T.C. Wang, Y.W. Huang, H.C. Fang and L.G. Chen, “Parallel 4 × 4 2D Transform and Inverse Transform Architecture for MPEG4 AVC/H.264,” Proceedings of the 2003 IEEE International Symposium on Circuits and Systems, Bangkok, Thailand, 2003, pp. 800803.
 L. Liu, Q. Lin, M. Rong and J. Li, “A 2D Forward/In verse Integer Transform Processor of H.264 Based on HighlyParallel Architecture,” Proceedings of the 4th IEEE International Workshop on SystemonChip for RealTime Applications, Banff, Canada, July 1921, 2004, pp. 158161.
 K.H. Chen, J.I. Guo and J.S. Wang, “An Efficient Direct 2D Transform Coding IP Design for MPEG4 AVC/H.264,” IEEE International Symposium on Circuits and Systems, Kobe, Japan, May 2326, 2005, pp. 4517 4520.
 G. Raja, S. Khan and M. J. Mirza, “VLSI Architecture & Implementation of H.264 Integer Transform,” The 17th International Conference on Microelectronics, Islamabad, Pakistan, December 1315, 2005, pp. 218223.
 R. Kordasiewicz and S. Shirani, “Hardware Implemen tation of the Optimized Transform and Quantization Blocks of H.264,” IEEE Canadian Conference on Electrical and Computer Engineering, Canada, May 25, 2004, pp. 943946.
 H. Loukil, S. Arous, I. Werda, A. Ben Atitallah, P. Kadionik and N. Masmoudi, “Hardware Architecture for H.264/ AVC INTRA 16 × 16 Frame Processing,” IEEE International MultiConference on Systems, Signals and Devices, Djerba, Tunisia, March 2326, 2009, pp. 15