R. Schäfer, T. Wiegand and H. Schwarz, “The Emerging H.264/AVC Standard,” EBU Technical Review, January 2003. http://www.ebu.ch/trev_293-schaefer.pdf.
 P. Harm, et al., “Application Specific Instruction-Set Processor Template for Motion Estimation in Video Applications,” IEEE Transactions on Circuits and Systems for Video Technology, Vol. 15, No. 4, April 2005, pp. 508-527.
 I. Werda and F. Kossentini, “Analysis and Optimization of UB Video’s H.264 Baseline Encoder if Texas Instrument’s TMS320DM642 DSP,” IEEE International Conference on Image Processing, Atlanta, October 2006.
 W. Geurts, et al., “Design of Application-Specific Instruction-Set Processors for Multi-Media, Using a Retargetable Compilation Flow,” Proceedings of Global Signal Processing (GSPx) Conference, Target Compiler Technologies, Santa Clara, 2005.
 M. A. Benayed, A. Samet and N. Masmoudi, “SAD Implementation and Optimization for H.264/AVC Encoder on TMS320C64 DSP,” 4th International Conference on Sciences of Electronic, Technologies of Information and Telecommunications(SETIT 2007), Tunisia, 25-29 March 2007.
 C.-B. Sohn and H.-J. Cho, “An Efficient SIMD-based Quarter-Pixel Interpolation Method for H.264/AVC,” International Journal of Computer Science and Security, Vol. 6, No. 11, November 2006, pp.85-89.