CS  Vol.8 No.5 , May 2017
A High Performance and Energy Efficient Microprocessor with a Novel Restricted Dynamically Reconfigurable Accelerator
In the era of Internet of Things, the battery life of edge devices must be extended for sensing connection to the Internet. We aim to reduce the power consumption of the microprocessor embedded in such devices by using a novel dynamically reconfigurable accelerator. Conventional microprocessors consume a large amount of power for memory access, in registers, and for the control of the processor itself rather than computation; this decreases the energy efficiency. Dynamically reconfigurable accelerators reduce such redundant power by computing in parallel on reconfigurable switches and processing element arrays (often consisting of an arithmetic logic unit (ALU) and registers). We propose a novel dynamically reconfigurable accelerator “DYNaSTA” composed of a dynamically reconfigurable data path and static ALU arrays. The static ALU arrays process instructions in parallel without registers and improve energy efficiency. The dynamically reconfigurable data path includes registers and many switches dynamically reconfigured to resolve operand dependencies between instructions mapped on the static ALU array, and forwards appropriate operands to the static ALU array. Therefore, the DYNaSTA accelerator has more flexibility while improving the energy efficiency compared with the conventional dynamically reconfigurable accelerators. We simulated the power consumption of the proposed DYNaSTA accelerator and measured the fabricated chip. As a result, the power consumption was reduced by 69% to 86%, and the energy efficiency improved 4.5 to 13 times compared to a general RISC microprocessor.
Cite this paper
Hida, I. , Takamaeda-Yamazaki, S. , Ikebe, M. , Motomura, M. and Asai, T. (2017) A High Performance and Energy Efficient Microprocessor with a Novel Restricted Dynamically Reconfigurable Accelerator. Circuits and Systems, 8, 134-147. doi: 10.4236/cs.2017.85009.
[1]   Hameed, R., Qadeer, W., Wachs, M., Azizi, O., Solomatnikov, A., Lee, B.C., Richardson, S., Kozyrakis, C. and Horowitz, M. (2010) Understanding Sources of Inefficiency in General-purpose Chips. ISCA’10 Proceedings of the 37th Annual International Symposium on Computer Architecture, Saint-Malo, 19-23 June 2010, 37-47.

[2]   Swanson, S. and Tayelor, M.B. (2011) Greendroid: Exploring the Next Evolution in Smartphone Application Processors. IEEE Communications Magazine, 49, 112-119.

[3]   Veredas, F.J., Scheppler, M., Moffat, W. and Mei, B. (2005) Custom Implementation of the Coarse-Grained Reconfigurable ADRES Architecture for Multimedia Purposes. Proceedings of the 2005 International Conference on Field Programmable Logic and Applications (FPL), Tampere, 24-26 August 2005, 106-111.

[4]   Ozaki, N., Yasuda, Y., Saito, Y., Ikebuchi, D., Kimura, M., Amano, H., Nakamura, H., Usami, K., Namiki, M. and Kondo M. (2011) Cool Mega-Arrays: Ultralow-Power Reconfigurable Accelerator Chips. IEEE Micro, 31, 6-18.

[5]   Saito, Y., Sano, T., Kato, M., Tunbunheng, V., Yasuda, Y., Kimura, M. and Amano, H. (2010) MuCCRA-3: A Low Power Dynamically Reconfigurable Processor Array. Proceedings of the 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC), 18-21 January 2010, Taipei, 377-378.

[6]   Motomura, M. (2002) A Dynamically Reconfigurable Processor Architecture. Microprocessor Forum, October 2002.

[7]   Hirao, T., Kim, D., Hida, I., Asai, T. and Motomura, M. (2013) A Restricted Dynamically Reconfigurable Architecture for Low Power Processors. Proceedings of the 2013 International Conference on Reconfigurable Computing and FPGAs (ReConFig), 9-11 December 2013, Cancun, 1-7.

[8]   LatticeMico32 Open, Free 32-Bit Soft Processor.

[9]   Esmaeilzadeh, E., Blem, E., Amant, R.S.T., Sankaralingam, K. and Burger, D. (2012) Dark Silicon and the End of Multicore Scaling. IEEE Micro, 32, 122-134.